Introduction {#Sec1}
============

The unit cell size of the currently developed dynamic random access memory (DRAM) is gradually decreasing for high integration in the manufacturing process^[@CR1]--[@CR3]^. This DRAM miniaturization increases difficulty in the capacitor process, and makes it challenging to develop highly integrated cells^[@CR4],[@CR5]^. NAND flash memory, which is nonvolatile memory, faces limitations in terms of control and yield in production because of the complex manufacturing method and the increased number of processes resulting from the structural change from 2D to 3D^[@CR6]--[@CR8]^. Consequently, resistive random access memory (ReRAM) is drawing attention as a next-generation memory that overcomes the disadvantages of previous types of memory and has the advantages of high density, nonvolatility, and speed^[@CR9]--[@CR11]^. In particular, ReRAM has an access time approximately 10^5^ times faster than flash memory. It can accept a low voltage, similar to DRAM, and can be produced in a simple metal-insulator-metal (MIM) structure^[@CR12]--[@CR15]^. The resistance variation characteristic of ReRAM is caused by the dissolution and movement of metal ions based on electrochemical migration at the interface. As a major material for memory motion control, titanium dioxide (TiO~2~), which has high conductivity, is mainly being researched^[@CR16]--[@CR18]^. Meanwhile, TiO~2~ implements switching motions using oxygen vacancy, which plays the role of a carrier. However, it has the problem of aggravating the endurance characteristic of memory because of the generation/recombination between oxygen vacancies in the movement process, which causes carrier trapping, reduces the on/off ratio, and lowers electron mobility^[@CR14],[@CR19]--[@CR21]^.

The electron movement of amorphous indium-gallium-zinc oxide (a-IGZO), which is an oxide semiconductor, is generated through ns-orbitals, in general, and a-IGZO is regarded as a very promising electronic material that can overcome the shortcomings of TiO~2-*x*~. It can obtain fast electron mobility, even in an amorphous state, and can implement excellent resistance switching characteristics in memory^[@CR22]--[@CR24]^. However, a-IGZO thin films produced by low-temperature sputtering require post-heat treatment to lower contact resistance at the interface between the electrode and the oxide semiconductor layer^[@CR25],[@CR26]^. The post-heat-treatment process can affect the reduction of the electron trap density and improve electrical performance (such as electron mobility) by removing defects at the semiconductor interface, and increasing the binding force between metals and oxides in the semiconductor^[@CR27]--[@CR29]^.

In this study, therefore, memory with a heterojunction structure is manufactured using an a-IGZO oxide semiconductor as an active layer with excellent switching characteristics based on fast electron mobility and a high on/off ratio, compared with TiO~2-*x*~. The electrical, surface, and component effects (based on temperature differences) were examined to determine the most suitable post-heat-treatment condition of the a-IGZO oxide semiconductor. Finally, the capacitance-voltage (C-V) characteristics were observed in order to investigate the characteristics of ReRAM in a metal-insulator-oxide-semiconductor (MIOS) structure based on the manufactured a-IGZO.

Experimental Section {#Sec2}
====================

Figure [1](#Fig1){ref-type="fig"} shows the structure of the molybdenum tungsten (MoW)/a-IGZO/TiO~2~/n-type silicon (Si)-based MIOS ReRAM manufactured in this study. The electric symbols indicate that the ReRAM is a nonlinear passive device related to the combination of charge and magnetic flux^[@CR30],[@CR31]^. A 600 μm-thick heavily doped n-type Si wafer was used as the substrate and bottom electrode. To remove the surface defects (metallic defects, organic particles), SPM cleaning for 60 m at 90 °C was performed with a solution of sulfuric acid and deionized water at a 3:1 ratio. To produce an insulation membrane on the Si bottom electrode, TiO~2~ was deposited using an atomic layer deposition (ALD) system (LUCIA D100, NCD Co., Ltd., Daejeon, South Korea). For the ALD cycle, titanium tetraisopropoxide was injected as a precursor to Ti. One cycle was defined as dinitrogen (N~2~) purge gas injection for 10 s, water (H~2~O) injection for 1 s, and N~2~ purge gas injection for 10 s. Then, a 20 nm-thick TiO~2~ thin film was formed by repeating 1,000 cycles with 0.2 Å deposition per cycle.Figure 1Structure of a-IGZO/TiO~2~-based ReRAM manufactured with post annealing in a furnace at 200, 300, 400, and 500 °C.

To form an oxide semiconductor, a 20 nm-thick a-IGZO thin film was deposited using a radio frequency (RF) magnetron sputtering process based on a target composed of In:Ga:Zn at a composition ratio of 1:1:1 mol%. After the deposition was complete, heat treatment was applied for approximately 1 h in a furnace to control interface defects and improve crystallinity, thus reducing the interface resistance and increasing the charge concentration and electron mobility^[@CR32]--[@CR34]^. To determine the temperature for optimizing the characteristics of a-IGZO-based ReRAM, the furnace temperature was evaluated, and heat treatment was applied for approximately 1 h at temperatures of 200, 300, 400, and 500 °C. After that, a 100 nm-thick MoW source/drain electrode was deposited using DC magnetron sputtering with a shadow mask on top of the a-IGZO. The finally formed upper MoW electrode had a square shape with a length and width of 100 × 100 μm, and four ReRAM devices were put on one wafer. To examine the electrical performance of the finally manufactured a-IGZO/TiO~2~ ReRAM, the current-voltage (I-V) curve was measured. In addition, composition and surface analysis was performed to determine the optimal post-heat-treatment temperature of the a-IGZO oxide semiconductor applicable to ReRAM, and the memory characteristics were checked through C-V measurement.

Results and Discussion {#Sec3}
======================

Figure [2](#Fig2){ref-type="fig"} shows the transfer curve graph of the TiO~2-*x*~ thin-film transistor and a-IGZO TFT formed in a top-contact-bottom-gate structure. The insets in Fig. [2a,b](#Fig2){ref-type="fig"} show schematics of the TiO~2-*x*~ TFT and a-IGZO TFT from which the transfer curves were extracted. A 600 µm-thick heavily doped n-type Si wafer was used as the substrate and gate bottom electrode. For the TFT, 100 nm-thick SiO~2~ was used as an insulation membrane. The thickness of the TiO~2-*x*~ was 30 nm, and after deposition with ALD, rapid thermal annealing was applied at 700 °C for 5 min. The a-IGZO had a thickness of 50 nm, and after deposition with RF magnetron sputtering, it was heat-treated at 350 °C for 1 h in a furnace. Every electrode was 100 nm-thick aluminum (Al), and the channel length and width were 200 μm and 2,000 μm, respectively.Figure 2Transfer characteristics of the TiO~2-*x*~ TFT and the a-IGZO TFT with *V*~*ds*~ = 30 V. (inset: structures of the (**a**) TiO~2-*x*~ TFT and (**b**) a-IGZO TFT).

Bias voltage was applied at 30 V of *V*~*ds*~, and the *I*~*ds*~ value was examined when *V*~*gs*~ was applied from −10 V to 30 V in increments of 0.2 V. According to Table [1](#Tab1){ref-type="table"}, the electron mobility of the a-IGZO TFT was 11.02 cm^2^/Vs, which is excellent, compared with the 0.15 cm^2^/Vs of the TiO~2-*x*~ TFT. Furthermore, the on/off current ratio values showed a large difference at 6.2 × 10^6^ and 7.2 × 10^3^, respectively. The off-current level of the a-IGZO TFT was approximately 1.0 × 10^−10^, which is similar to that of the TiO~2-*x*~ TFT, but the on-current level was approximately 1.0 × 10^−3^, in contrast to the 7.0 × 10^−7^ of the TiO~2-*x*~ TFT. Thus, the a-IGZO TFT is expected to be excellent for implementing high- and low-resistance states (HRS/LRS) characteristic of ReRAM.Table 1Comparison of the electrical parameters of the TiO~2-*x*~ TFT and the a-IGZO TFT.Active-layer materials*μ*~*sat*~ (cm^2^/Vs)On/off current ratio*V*~*th*~ (V)*S*/*S* (V/dec)TiO~2-*x*~0.157.2 × 10^3^0.400.31a-IGZO11.026.2 × 10^6^4.940.87

Figure [3](#Fig3){ref-type="fig"} illustrates the typical switching mechanism of the a-IGZO/TiO~2~-based ReRAM. For measurement of the ReRAM, a heavily doped n-type Si wafer substrate was used as the bottom electrode, and operation of the a-IGZO ReRAM was checked by applying a voltage to the upper MoW electrode. At first, the current was low when a positive (+) voltage was applied from the a-IGZO oxide active layer to the positive bias area, but the current increased sharply when a specific threshold voltage was applied. This process is called the SET operation^[@CR35]--[@CR37]^. By contrast, when a voltage is applied from the positive bias area to the negative bias area, the device reaches the (−) threshold voltage, and the current decreases sharply. This process is called the RESET operation^[@CR35],[@CR36]^. When the state of the a-IGZO thin film reaches the (+) threshold voltage for this process in ReRAM, a conducting pathway is generated because of filament formation^[@CR38]--[@CR40]^. However, when a (−) voltage is applied, the oxygen trap of the TiO~2~ insulation layer blocks the electron movement, causing a rupture of the filament^[@CR39],[@CR40]^. Through this process, the resistance state changes according to the applied bias, which induces hysteresis^[@CR41]--[@CR43]^ and drives the a-IGZO/TiO~2~ ReRAM.Figure 3Typical switching mechanism of a-IGZO/TiO~2~-based ReRAM.

Figure [4](#Fig4){ref-type="fig"} shows the measurements of electrical performance from the a-IGZO/TiO~2~-based ReRAM when post-heat treatment was applied at 200, 300, 400, and 500 °C after deposition of the a-IGZO oxide semiconductor layer. For the measurement device, a System 4200 Source Meter (Keithley) was used to measure the I-V curve when −2 V to 4 V was applied. Figure [4a](#Fig4){ref-type="fig"} shows the I-V curve of the ReRAM when post-heat treatment was applied at 200 °C. At voltages from 0 V to 4 V, an HRS was observed. Then, at 4 V, which is a reverse sweep, a current of approximately 2.83 × 10^−4^ was recorded, creating an LRS. After reaching the write state, the ReRAM changed again to an HRS after −2 V was applied, and then it changed to the erase state. Figure [4b](#Fig4){ref-type="fig"} shows the I-V curve of the ReRAM that underwent post-heat treatment at 300 °C. The current was approximately 9.82 × 10^−4^ at 4 V. In Fig. [4c,d](#Fig4){ref-type="fig"}, which are the I-V curves of the ReRAM that underwent post-heat treatment at 400 °C or more, the current increased to 1.00 × 10^−3^, which is set as compliance.Figure 4I-V curves for −2 V to 4 V in the a-IGZO layers manufactured with post annealing in a furnace at (**a**) 200 °C, (**b**) 300 °C, (**c**) 400 °C, and (**d**) 500 °C.

In addition, as the post-heat-treatment temperature of ReRAM was increased, the current level of the LRS increased due to crystallization of the a-IGZO thin film. Through this, it was confirmed that the hysteresis curve characteristics of the memory had been implemented. The ReRAM that underwent post-heat treatment at 200 °C did not show the perfect shape of the hysteresis curve in the (+) area. Using 300 °C created a hysteresis shape with a small width. By contrast, when the post-heat-treatment temperature was 400 °C, the best hysteresis shape was seen. However, the I-V curve of the ReRAM that underwent post-heat treatment at 500 °C reached the compliance current in Fig. [4d](#Fig4){ref-type="fig"}, but the hysteresis characteristic decreased as the off-current level increased, and the gap between the HRS and LRS decreased.

In the low range of the post-heat-treatment temperature, electrons were trapped because of interface resistance and the defects on the surface of the a-IGZO thin film. As the temperature increased, the trap density decreased, and as the carrier concentration increased^[@CR44]--[@CR46]^, the memory characteristics improved. Therefore, when the post-heat-treatment temperature was 400 °C for the a-IGZO oxide active layer deposited at a low temperature by RF magnetron sputtering, the optimal characteristics of the ReRAM were confirmed through the reduction of the carrier concentration and the trap density of electrons. By contrast, when heat treatment was applied at 500 °C or higher, the hysteresis characteristic decreased because of the unstable state that was formed in some crystals in the IGZO thin film^[@CR47]--[@CR49]^.

Figure [5](#Fig5){ref-type="fig"} shows the x-ray photoelectron spectroscopy (XPS) analysis result of the O1s peaks in the surface after post-heat treatment at 200, 300, 400, and 500 °C after deposition of the a-IGZO oxide semiconductor layer. When post-heat treatment was applied at 400 °C, which is the temperature condition that showed the best electrical performance, the proportion of the oxygen vacancy peaks (*O*~1~) among the O1s peaks was the highest at approximately 78.2%, and the proportion of hydroxide peaks (*O*~3~) was the lowest at approximately 2.6%, as shown in Fig. [5c,e](#Fig5){ref-type="fig"}. By contrast, in the composition of the a-IGZO thin film that underwent post-heat treatment at 200 °C, the proportions of *O*~1~ and *O*~3~ among all O1s peaks were approximately 53.0% and 11.6%, respectively, as shown in Fig. [5a,e](#Fig5){ref-type="fig"}. Furthermore, in the composition of the a-IGZO thin film that underwent post-heat treatment at 300 °C, the proportion of *O*~1~ among the O1s peaks was approximately 49.0%, as shown in Fig. [5b,e](#Fig5){ref-type="fig"}. When compared with the 200 °C condition, the proportion of *O*~1~ decreased slightly from approximately 53.0% to 49.0%, and the proportion of *O*~3~ increased from approximately 11.6% to 14.5%.Figure 5XPS spectra O1s patterns of a-IGZO layers manufactured with post annealing in a furnace at (**a**) 200 °C, (**b**) 300 °C, (**c**) 400 °C, and (**d**) 500 °C, respectively, and (**e**) an area in the O1s peak curve.

As shown above, when the *O*~1~ peak is small and the *O*~3~ peak is large, oxygen vacancies remain without sufficient recovery of the metal-oxygen bonds, and the overall electrical performance of the ReRAM decreases because of the increase in leakage current^[@CR50]--[@CR52]^. Furthermore, when the *O*~3~ peak increases, hydrogen ions are combined with oxygen vacancies, and oxygen traps that are relatively strongly bonded with hydrogen increase. As a result, more interface trap charge phenomena that interfere with electron movement occur^[@CR53]--[@CR55]^. This is a cause for reduced electron mobility in memory devices while assisting the generation of leakage current, thus lowering the electrical performance of the ReRAM^[@CR56]--[@CR58]^.

Meanwhile, when the post-heat-treatment temperature was higher than 500 °C, as shown in Fig. [5d,e](#Fig5){ref-type="fig"}, the proportion of *O*~1~ among the O1s peaks in the composition of the a-IGZO thin film decreased significantly (to approximately 52.7%) while the proportion of *O*~3~ increased again to approximately 11.2%. When the proportion of *O*~1~ decreases and the proportion of *O*~3~ increases, the oxygen molecules released from the metal-oxygen bonds quickly diffuse outside the thin film, where the concentration is relatively low, thus causing a decrease in the electrical performance of the ReRAM^[@CR50],[@CR59],[@CR60]^. Consequently, this is the same as the electric experiment result that proved the post-heat-treatment temperature of 400 °C is optimal, and it can also be a basis for proving it.

Figure [6](#Fig6){ref-type="fig"} shows measurements using scanning electron microscopy (SEM) with the electron high tension set to 1.0 kV, the I probe set to 1.0 nA, and the working distance set to 2.5 mm in order to analyze the surface area performance of a-IGZO that underwent post-heat treatment at 200, 300, 400, and 500 °C. As shown in Fig. [6a--c](#Fig6){ref-type="fig"}, as the post-heat-treatment temperature gradually increased from 200 °C to 400 °C, the grain boundary of the small oval grains grew in size with random curved shapes. However, when post-heat treatment was performed at 500 °C, as shown in Fig. [6d](#Fig6){ref-type="fig"}, the large and small grains coexisted on the same surface, and secondary recrystallization^[@CR61],[@CR62]^ was observed^[@CR63],[@CR64]^. This implies that specific grains coarsen more quickly than others in the growing process. This occurs often when there are many impurities or crystals on the surface, and this ultimately causes a decrease in the electrical performance of the ReRAM^[@CR7],[@CR64],[@CR65]^.Figure 6SEM images (50k× magnification) of the a-IGZO layers manufactured by post annealing in a furnace at (**a**) 200 °C, (**b**) 300 °C, (**c**) 400 °C, and (**d**) 500 °C. (inset: enlarged SEM images).

Furthermore, as the post-heat-treatment temperature increases, the grain boundary becomes more distinct. In the a-IGZO thin film that underwent post-heat treatment at 500 °C, many hillocks were observed on the surface of the thin film. It is presumed that, because of the high post-heat treatment of 500 °C, the degree of relaxation in the compressive stress that the a-IGZO thin film received increased, and small deformations increased, thus increasing the size of the hillocks^[@CR66],[@CR67]^. Therefore, in the a-IGZO thin film that underwent post-heat treatment at 500 °C, the roughness of the surface also increased significantly, because many hillocks were generated. When the surface roughness of the oxide semiconductor is large, a large current leakage occurs because of the interface trap charge phenomenon that interferes with electron movement, resulting in a large, adverse effect on the general electrical properties of the device^[@CR68]--[@CR70]^. Consequently, when a high post-heat-treatment temperature like 500 °C is applied after deposition of the a-IGZO oxide semiconductor layer, an aggravated surface state can be seen, which suggests that post-heat treatment at 500 °C or higher has a significant effect on performance degradation of the ReRAM.

Figure [7a](#Fig7){ref-type="fig"} shows schematics of the electron movement mechanism in the MIOS structure, analyzing the effect of post-heat treatment of the a-IGZO. The current's size and direction in the C-V characteristics of the ReRAM that was post-heat treated for a-IGZO depend greatly on the state of the active layer^[@CR71]^. In a typical MIM device, the electrons injected through the interface of the insulation layer from the top/bottom metal electrodes flow in two directions, and the direction is determined by the applied bias voltage^[@CR72]--[@CR74]^. However, the MIOS device flows in a single direction toward the a-IGZO active layer from the metal to which the positive bias voltage is applied^[@CR75],[@CR76]^.Figure 7(**a**) Schematics to show that the excited charge carriers in the a-IGZO layer with thermal annealing contribute to the current rise; and (**b**) energy band diagrams representing electron transfer by excited electrons when each positive or negative bias is applied to the upper electrode in the MIOS structure.

First, the a-IGZO active layer creates an electron movement path by moving the electrons injected by positive voltage applied to the upper MoW metal electrode, and electrons are injected from the interface of the a-IGZO/TiO~2~ through the accumulation area of electrons^[@CR77]^. The injected electrons form a filament, owing to the conductivity of the bottom electrode, and drive the memory^[@CR14],[@CR78]^. By contrast, when a negative bias voltage is applied to the upper electrode, the electron movement path for the electrons delivered by the TiO~2~ insulating film from the bottom electrode is blocked by the depletion of electrons acting as a capacitor for the TiO~2~-SiO~2~ interface^[@CR79],[@CR80]^. Consequently, the current is halted by the negative bias without flowing, and the filament of the TiO~2~/a-IGZO is ruptured^[@CR12],[@CR81]^. Figure [7b](#Fig7){ref-type="fig"} represents the movement of excited electrons as an energy band when a positive or negative bias is applied to the MIOS structure. The electrons and holes changed to an excited state by the voltage applied to the upper electrode, and the excited electrons or holes have the energy for tunneling the TiO~2~ insulating film^[@CR82],[@CR83]^.

Figure [8](#Fig8){ref-type="fig"} shows the measurement results of the C-V curves in the range of --2 V to 4 V in 0.1 V increments for the a-IGZO/TiO~2~-based ReRAM that underwent post-heat treatment at 200, 300, 400, and 500 °C after deposition of the a-IGZO oxide semiconductor layer. The frequency was set to 1 kHz, and the *y*-axis represents *C*/*C*~*max*~, which is the capacitance divided by the maximum capacitance for the applied voltage. As shown in Fig. [8a](#Fig8){ref-type="fig"}, the *C*/*C*~*max*~ value was approximately 0.91 in the inversion area for the ReRAM that underwent post-heat treatment at 200 °C, but it was approximately 0.99 in the accumulation area, thus showing a very small difference. Furthermore, in Fig. [8b,d](#Fig8){ref-type="fig"}, which show the ReRAM that underwent post-heat treatment at 300 °C and 500 °C, respectively, the *C*/*C*~*max*~ value was approximately 0.90 in the inversion area and 0.98 in the accumulation. Thus, there was little difference from post-heat treatment at 200 °C. Figure [8a,b,d](#Fig8){ref-type="fig"} show that the C-V characteristics were not realized due to the inability to optimize the carrier concentration and electron trap density of the a-IGZO thin film caused by a lack of and excess heat treatment. This is because the electrical properties of the memory due to the interfacial trap deteriorate when the recovery of the metal-oxygen bond by heat treatment is not sufficiently achieved. The C-V characteristics of MIOS do not appear to be implemented under 200, 300, and 500 °C because of the inappropriate post-heat treatment temperatures.Figure 8C-V curves for −2 V to 4 V in the a-IGZO layers manufactured with post annealing in a furnace at (**a**) 200 °C, (**b**) 300 °C, (**c**) 400 °C, and (**d**) 500 °C.

However, as shown in Fig. [8c](#Fig8){ref-type="fig"}, for the ReRAM that underwent post-heat treatment at 400 °C, the *C*/*C*~*max*~ value was approximately 0.45 when -2 V to 0 V was applied to the upper MoW electrode, indicating that the current state was the inversion section. At this time, the electric field that penetrated through the oxide layer became large enough to induce a small number of carriers to the semiconductor surface. The electron concentration of the semiconductor surface remained relatively constant, because it cannot respond to the high-frequency signals^[@CR84],[@CR85]^. When 0 V to 2 V was applied, because the applied voltage changed from negative (−) to positive (+), the electron energy in the MoW electrode decreased, and (+) charges gathered at the interface between the electrode and oxide. As a result, corresponding (−) charges gathered near the interface between the semiconductor and oxide, which drove out holes or recombined with them, and the interface became a depletion area with no carriers^[@CR86],[@CR87]^. When 2 V to 4 V was applied, the *C*/*C*~*max*~ value became approximately 0.98, and electrons gathered at the interface between the metal and the oxide semiconductor layer, reaching the accumulation area, where the capacitance value increased^[@CR88],[@CR89]^. In conclusion, we verified through the C-V value that the memory characteristics are optimized when a positive or negative bias voltage is applied to the MoW electrode of the a-IGZO-based ReRAM that underwent post-heat treatment at 400 °C.

Conclusions {#Sec4}
===========

MoW/a-IGZO/TiO~2~/n-type Si-based ReRAM was manufactured using ALD and a DC/RF magnetron sputtering system. To analyze the effect of the change in temperature for post-heat treatment using a furnace after depositing a-IGZO (an oxide semiconductor layer) on the a-IGZO/TiO~2~-based ReRAM, the ReRAM was heat-treated for approximately 1 h at 200, 300, 400, and 500 °C. The measurement of the I-V curve showed that the a-IGZO/TiO~2~-based ReRAM that underwent post-heat treatment at 400 °C showed the most perfect hysteresis curve. Furthermore, when the O1s peaks of the a-IGZO thin film were checked through XPS, the a-IGZO thin film that underwent post-heat treatment at 400 °C showed the largest increase in the *O*~1~/*O*~*total*~ value at approximately 78.2%, and the largest decrease in the *O*~3~/*O*~*total*~ value at approximately 2.6%. As a result, the a-IGZO/TiO~2~-based ReRAM that underwent post-heat treatment at 400 °C showed a decrease in conductivity, and prevented the increase in leakage current because the metal-oxygen bonds sufficiently recovered. SEM analysis showed that hillocks are generated on the a-IGZO surface at the high post-heat treatment temperature of 500 °C, thus greatly increasing the surface roughness, and worsening the surface area performance. Finally, measurement of the C-V curve in the range of −2 V to 4 V for the a-IGZO/TiO~2~-based ReRAM confirmed that the memory characteristics were optimized. Therefore, the results of this study prove that when post-heat treatment is applied to the a-IGZO oxide active layer, 400 °C produces the best electrical performance in the ReRAM, and the best composition and surface state in the a-IGZO thin film.
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